[ROM][LINARO] CyanogenMod 11 Modified Edition [09/09/14]


Hi all, on monday i charged my phone to 90% approx. and then, i look at the battery % and it sai 99%, so.... what? some rare facts haha.

@XperianPro I notice with your ROM and Kernel, some times whatsapp "restart", mm how can explain that.. well i never kill that app like the others, i always use home botton to minimize the app, but some times it's close alone, but i don't know, in the ivan's ROM never happen. I think the kernel kill RAM in certain time, i don't use app that kill RAM or something similar.

https://www.dropbox.com/s/iscc5l309eh644k/Screenshot_2014-08-17-16-44-25.png
(image of battery)
 
kazin08 said:
Hi all, on monday i charged my phone to 90% approx. and then, i look at the battery % and it sai 99%, so.... what? some rare facts haha.

@XperianPro I notice with your ROM and Kernel, some times whatsapp "restart", mm how can explain that.. well i never kill that app like the others, i always use home botton to minimize the app, but some times it's close alone, but i don't know, in the ivan's ROM never happen. I think the kernel kill RAM in certain time, i don't use app that kill RAM or something similar.

https://www.dropbox.com/s/iscc5l309eh644k/Screenshot_2014-08-17-16-44-25.png
(image of battery)
Click to expand...

Did you flash latest kernel maybe?
Anyway I fixed some battery issues and I will upload new kernel build today.
 
  • Like
Reactions: MSephiroth, kazin08 and paulrlz
XperianPro said:
Did you flash latest kernel maybe?
Anyway I fixed some battery issues and I will upload new kernel build today.
Click to expand...

The ROM is from 8/8 and the kernel from 13/8 (CM11-oc.zip)

i'll try the last ROM/kernel when you release it.

Question, if i install the las ROM i need to wipe data? format data/cache? or only cache and dalvik?
 
kazin08 said:
The ROM is from 8/8 and the kernel from 13/8 (CM11-oc.zip)

i'll try the last ROM/kernel when you release it.

Question, if i install the las ROM i need to wipe data? format data/cache? or only cache and dalvik?
Click to expand...

No you don't unless you experience bugs that no one has expect you.
 
  • Like
Reactions: kazin08
Hey all,I was playing a bit with default voltages and managed to boot my phone with voltages for PVS bin 6 (mines 1) but I cant change voltages of PVS 6,5,4 devices because im not sure what is safe voltage to put,if anyone has one of this PVS undervolted one picture of voltages wouldnt hurt.

New voltage table:

static struct acpu_level tbl_PVS0_1700MHz[] __initdata = {
{ 1, { 384000, PLL_8, 0, 0x00 }, L2(0), 900000 },
{ 1, { 486000, HFPLL, 2, 0x24 }, L2(5), 900000 },
{ 1, { 594000, HFPLL, 1, 0x16 }, L2(5), 900000 },
{ 1, { 702000, HFPLL, 1, 0x1A }, L2(5), 900000 },
{ 1, { 810000, HFPLL, 1, 0x1E }, L2(5), 900000 },
{ 1, { 918000, HFPLL, 1, 0x22 }, L2(5), 925000 },
{ 1, { 1026000, HFPLL, 1, 0x26 }, L2(5), 950000 },
{ 1, { 1134000, HFPLL, 1, 0x2A }, L2(14), 975000 },
{ 1, { 1242000, HFPLL, 1, 0x2E }, L2(14), 987500 },
{ 1, { 1350000, HFPLL, 1, 0x32 }, L2(14), 1000000 },
{ 1, { 1458000, HFPLL, 1, 0x36 }, L2(14), 1037500 },
{ 1, { 1566000, HFPLL, 1, 0x3A }, L2(14), 1062500 },
{ 1, { 1674000, HFPLL, 1, 0x3E }, L2(14), 1100000 },
{ 1, { 1728000, HFPLL, 1, 0x40 }, L2(14), 1125000 },
#ifdef CONFIG_CPU_OVERCLOCK
{ 1, { 1836000, HFPLL, 1, 0x44 }, L2(14), 1150000 },
{ 1, { 1890000, HFPLL, 1, 0x46 }, L2(14), 1175000 },
{ 1, { 1944000, HFPLL, 1, 0x48 }, L2(14), 1200000 },
{ 1, { 1998000, HFPLL, 1, 0x4A }, L2(14), 1225000 },
#endif
#ifdef CONFIG_OC_ULTIMATE
{ 1, { 2052000, HFPLL, 1, 0x4C }, L2(14), 1325000 },
{ 1, { 2106000, HFPLL, 1, 0x4E }, L2(14), 1325000 },
{ 1, { 2133000, HFPLL, 1, 0x4F }, L2(14), 1325000 },
{ 1, { 2160000, HFPLL, 1, 0x50 }, L2(14), 1325000 },
{ 1, { 2214000, HFPLL, 1, 0x52 }, L2(14), 1325000 },
{ 1, { 2295000, HFPLL, 1, 0x55 }, L2(14), 1325000 },
#endif
{ 0, { 0 } }
};

static struct acpu_level tbl_PVS1_1700MHz[] __initdata = {
{ 1, { 384000, PLL_8, 0, 0x00 }, L2(0), 875000 },
{ 1, { 486000, HFPLL, 2, 0x24 }, L2(5), 875000 },
{ 1, { 594000, HFPLL, 1, 0x16 }, L2(5), 875000 },
{ 1, { 702000, HFPLL, 1, 0x1A }, L2(5), 875000 },
{ 1, { 810000, HFPLL, 1, 0x1E }, L2(5), 887500 },
{ 1, { 918000, HFPLL, 1, 0x22 }, L2(5), 900000 },
{ 1, { 1026000, HFPLL, 1, 0x26 }, L2(5), 925000 },
{ 1, { 1134000, HFPLL, 1, 0x2A }, L2(14), 937500 },
{ 1, { 1242000, HFPLL, 1, 0x2E }, L2(14), 950000 },
{ 1, { 1350000, HFPLL, 1, 0x32 }, L2(14), 962500 },
{ 1, { 1458000, HFPLL, 1, 0x36 }, L2(14), 975000 },
{ 1, { 1566000, HFPLL, 1, 0x3A }, L2(14), 1000000 },
{ 1, { 1674000, HFPLL, 1, 0x3E }, L2(14), 1025000 },
{ 1, { 1728000, HFPLL, 1, 0x40 }, L2(14), 1050000 },
#ifdef CONFIG_CPU_OVERCLOCK
{ 1, { 1836000, HFPLL, 1, 0x44 }, L2(14), 1090000 },
{ 1, { 1890000, HFPLL, 1, 0x46 }, L2(14), 1120000 },
{ 1, { 1944000, HFPLL, 1, 0x48 }, L2(14), 1160000 },
{ 1, { 1998000, HFPLL, 1, 0x4A }, L2(14), 1190000 },
#endif
#ifdef CONFIG_OC_ULTIMATE
{ 1, { 2052000, HFPLL, 1, 0x4C }, L2(14), 1220000 },
{ 1, { 2106000, HFPLL, 1, 0x4E }, L2(14), 1250000 },
{ 1, { 2133000, HFPLL, 1, 0x4F }, L2(14), 1280000 },
{ 1, { 2160000, HFPLL, 1, 0x50 }, L2(14), 1310000 },
{ 1, { 2214000, HFPLL, 1, 0x52 }, L2(14), 1325000 },
{ 1, { 2295000, HFPLL, 1, 0x55 }, L2(14), 1325000 },
#endif
{ 0, { 0 } }
};

static struct acpu_level tbl_PVS2_1700MHz[] __initdata = {
{ 1, { 384000, PLL_8, 0, 0x00 }, L2(0), 875000 },
{ 1, { 486000, HFPLL, 2, 0x24 }, L2(5), 875000 },
{ 1, { 594000, HFPLL, 1, 0x16 }, L2(5), 875000 },
{ 1, { 702000, HFPLL, 1, 0x1A }, L2(5), 875000 },
{ 1, { 810000, HFPLL, 1, 0x1E }, L2(5), 887500 },
{ 1, { 918000, HFPLL, 1, 0x22 }, L2(5), 900000 },
{ 1, { 1026000, HFPLL, 1, 0x26 }, L2(5), 925000 },
{ 1, { 1134000, HFPLL, 1, 0x2A }, L2(14), 937500 },
{ 1, { 1242000, HFPLL, 1, 0x2E }, L2(14), 950000 },
{ 1, { 1350000, HFPLL, 1, 0x32 }, L2(14), 962500 },
{ 1, { 1458000, HFPLL, 1, 0x36 }, L2(14), 987500 },
{ 1, { 1566000, HFPLL, 1, 0x3A }, L2(14), 1012500 },
{ 1, { 1674000, HFPLL, 1, 0x3E }, L2(14), 1050000 },
{ 1, { 1728000, HFPLL, 1, 0x40 }, L2(14), 1075000 },
#ifdef CONFIG_CPU_OVERCLOCK
{ 1, { 1836000, HFPLL, 1, 0x44 }, L2(14), 1100000 },
{ 1, { 1890000, HFPLL, 1, 0x46 }, L2(14), 1125000 },
{ 1, { 1944000, HFPLL, 1, 0x48 }, L2(14), 1150000 },
{ 1, { 1998000, HFPLL, 1, 0x4A }, L2(14), 1175000 },
#endif
#ifdef CONFIG_OC_ULTIMATE
{ 1, { 2052000, HFPLL, 1, 0x4C }, L2(14), 1325000 },
{ 1, { 2106000, HFPLL, 1, 0x4E }, L2(14), 1325000 },
{ 1, { 2133000, HFPLL, 1, 0x4F }, L2(14), 1325000 },
{ 1, { 2160000, HFPLL, 1, 0x50 }, L2(14), 1325000 },
{ 1, { 2214000, HFPLL, 1, 0x52 }, L2(14), 1325000 },
{ 1, { 2295000, HFPLL, 1, 0x55 }, L2(14), 1325000 },
#endif
{ 0, { 0 } }
};

static struct acpu_level tbl_PVS3_1700MHz[] __initdata = {
{ 1, { 384000, PLL_8, 0, 0x00 }, L2(0), 875000 },
{ 1, { 486000, HFPLL, 2, 0x24 }, L2(5), 875000 },
{ 1, { 594000, HFPLL, 1, 0x16 }, L2(5), 875000 },
{ 1, { 702000, HFPLL, 1, 0x1A }, L2(5), 875000 },
{ 1, { 810000, HFPLL, 1, 0x1E }, L2(5), 887500 },
{ 1, { 918000, HFPLL, 1, 0x22 }, L2(5), 900000 },
{ 1, { 1026000, HFPLL, 1, 0x26 }, L2(5), 925000 },
{ 1, { 1134000, HFPLL, 1, 0x2A }, L2(14), 937500 },
{ 1, { 1242000, HFPLL, 1, 0x2E }, L2(14), 950000 },
{ 1, { 1350000, HFPLL, 1, 0x32 }, L2(14), 962500 },
{ 1, { 1458000, HFPLL, 1, 0x36 }, L2(14), 975000 },
{ 1, { 1566000, HFPLL, 1, 0x3A }, L2(14), 1000000 },
{ 1, { 1674000, HFPLL, 1, 0x3E }, L2(14), 1025000 },
{ 1, { 1728000, HFPLL, 1, 0x40 }, L2(14), 1050000 },
#ifdef CONFIG_CPU_OVERCLOCK
{ 1, { 1836000, HFPLL, 1, 0x44 }, L2(14), 1075000 },
{ 1, { 1890000, HFPLL, 1, 0x46 }, L2(14), 1100000 },
{ 1, { 1944000, HFPLL, 1, 0x48 }, L2(14), 1125000 },
{ 1, { 1998000, HFPLL, 1, 0x4A }, L2(14), 1150000 },
#endif
#ifdef CONFIG_OC_ULTIMATE
{ 1, { 2052000, HFPLL, 1, 0x4C }, L2(14), 1250000 },
{ 1, { 2106000, HFPLL, 1, 0x4E }, L2(14), 1275000 },
{ 1, { 2133000, HFPLL, 1, 0x4F }, L2(14), 1300000 },
{ 1, { 2160000, HFPLL, 1, 0x50 }, L2(14), 1325000 },
{ 1, { 2214000, HFPLL, 1, 0x52 }, L2(14), 1325000 },
{ 1, { 2295000, HFPLL, 1, 0x55 }, L2(14), 1325000 },
#endif
{ 0, { 0 } }
};

static struct acpu_level tbl_PVS4_1700MHz[] __initdata = {
{ 1, { 384000, PLL_8, 0, 0x00 }, L2(0), 875000 },
{ 1, { 486000, HFPLL, 2, 0x24 }, L2(5), 875000 },
{ 1, { 594000, HFPLL, 1, 0x16 }, L2(5), 875000 },
{ 1, { 702000, HFPLL, 1, 0x1A }, L2(5), 875000 },
{ 1, { 810000, HFPLL, 1, 0x1E }, L2(5), 887500 },
{ 1, { 918000, HFPLL, 1, 0x22 }, L2(5), 900000 },
{ 1, { 1026000, HFPLL, 1, 0x26 }, L2(5), 925000 },
{ 1, { 1134000, HFPLL, 1, 0x2A }, L2(14), 937500 },
{ 1, { 1242000, HFPLL, 1, 0x2E }, L2(14), 950000 },
{ 1, { 1350000, HFPLL, 1, 0x32 }, L2(14), 962500 },
{ 1, { 1458000, HFPLL, 1, 0x36 }, L2(14), 975000 },
{ 1, { 1566000, HFPLL, 1, 0x3A }, L2(14), 1000000 },
{ 1, { 1674000, HFPLL, 1, 0x3E }, L2(14), 1025000 },
{ 1, { 1728000, HFPLL, 1, 0x40 }, L2(14), 1050000 },
#ifdef CONFIG_CPU_OVERCLOCK
{ 1, { 1836000, HFPLL, 1, 0x44 }, L2(14), 1075000 },
{ 1, { 1890000, HFPLL, 1, 0x46 }, L2(14), 1100000 },
{ 1, { 1944000, HFPLL, 1, 0x48 }, L2(14), 1125000 },
{ 1, { 1998000, HFPLL, 1, 0x4A }, L2(14), 1150000 },
#endif
#ifdef CONFIG_OC_ULTIMATE
{ 1, { 2052000, HFPLL, 1, 0x4C }, L2(14), 1225000 },
{ 1, { 2106000, HFPLL, 1, 0x4E }, L2(14), 1250000 },
{ 1, { 2133000, HFPLL, 1, 0x4F }, L2(14), 1275000 },
{ 1, { 2160000, HFPLL, 1, 0x50 }, L2(14), 1300000 },
{ 1, { 2214000, HFPLL, 1, 0x52 }, L2(14), 1325000 },
{ 1, { 2295000, HFPLL, 1, 0x55 }, L2(14), 1325000 },
#endif
{ 0, { 0 } }
};

static struct acpu_level tbl_PVS5_1700MHz[] __initdata = {
{ 1, { 384000, PLL_8, 0, 0x00 }, L2(0), 875000 },
{ 1, { 486000, HFPLL, 2, 0x24 }, L2(5), 875000 },
{ 1, { 594000, HFPLL, 1, 0x16 }, L2(5), 875000 },
{ 1, { 702000, HFPLL, 1, 0x1A }, L2(5), 875000 },
{ 1, { 810000, HFPLL, 1, 0x1E }, L2(5), 887500 },
{ 1, { 918000, HFPLL, 1, 0x22 }, L2(5), 900000 },
{ 1, { 1026000, HFPLL, 1, 0x26 }, L2(5), 925000 },
{ 1, { 1134000, HFPLL, 1, 0x2A }, L2(14), 937500 },
{ 1, { 1242000, HFPLL, 1, 0x2E }, L2(14), 950000 },
{ 1, { 1350000, HFPLL, 1, 0x32 }, L2(14), 962500 },
{ 1, { 1458000, HFPLL, 1, 0x36 }, L2(14), 975000 },
{ 1, { 1566000, HFPLL, 1, 0x3A }, L2(14), 1000000 },
{ 1, { 1674000, HFPLL, 1, 0x3E }, L2(14), 1025000 },
{ 1, { 1728000, HFPLL, 1, 0x40 }, L2(14), 1050000 },
#ifdef CONFIG_CPU_OVERCLOCK
{ 1, { 1836000, HFPLL, 1, 0x44 }, L2(14), 1075000 },
{ 1, { 1890000, HFPLL, 1, 0x46 }, L2(14), 1100000 },
{ 1, { 1944000, HFPLL, 1, 0x48 }, L2(14), 1125000 },
{ 1, { 1998000, HFPLL, 1, 0x4A }, L2(14), 1150000 },
#endif
#ifdef CONFIG_OC_ULTIMATE
{ 1, { 2052000, HFPLL, 1, 0x4C }, L2(14), 1200000 },
{ 1, { 2106000, HFPLL, 1, 0x4E }, L2(14), 1225000 },
{ 1, { 2133000, HFPLL, 1, 0x4F }, L2(14), 1250000 },
{ 1, { 2160000, HFPLL, 1, 0x50 }, L2(14), 1275000 },
{ 1, { 2214000, HFPLL, 1, 0x52 }, L2(14), 1300000 },
{ 1, { 2295000, HFPLL, 1, 0x55 }, L2(14), 1325000 },
#endif
{ 0, { 0 } }
};

static struct acpu_level tbl_PVS6_1700MHz[] __initdata = {
{ 1, { 384000, PLL_8, 0, 0x00 }, L2(0), 875000 },
{ 1, { 486000, HFPLL, 2, 0x24 }, L2(5), 875000 },
{ 1, { 594000, HFPLL, 1, 0x16 }, L2(5), 875000 },
{ 1, { 702000, HFPLL, 1, 0x1A }, L2(5), 875000 },
{ 1, { 810000, HFPLL, 1, 0x1E }, L2(5), 887500 },
{ 1, { 918000, HFPLL, 1, 0x22 }, L2(5), 900000 },
{ 1, { 1026000, HFPLL, 1, 0x26 }, L2(5), 925000 },
{ 1, { 1134000, HFPLL, 1, 0x2A }, L2(14), 937500 },
{ 1, { 1242000, HFPLL, 1, 0x2E }, L2(14), 950000 },
{ 1, { 1350000, HFPLL, 1, 0x32 }, L2(14), 962500 },
{ 1, { 1458000, HFPLL, 1, 0x36 }, L2(14), 975000 },
{ 1, { 1566000, HFPLL, 1, 0x3A }, L2(14), 1000000 },
{ 1, { 1674000, HFPLL, 1, 0x3E }, L2(14), 1025000 },
{ 1, { 1728000, HFPLL, 1, 0x40 }, L2(14), 1050000 },
#ifdef CONFIG_CPU_OVERCLOCK
{ 1, { 1836000, HFPLL, 1, 0x44 }, L2(14), 1075000 },
{ 1, { 1890000, HFPLL, 1, 0x46 }, L2(14), 1100000 },
{ 1, { 1944000, HFPLL, 1, 0x48 }, L2(14), 1125000 },
{ 1, { 1998000, HFPLL, 1, 0x4A }, L2(14), 1150000 },
#endif
#ifdef CONFIG_OC_ULTIMATE
{ 1, { 2052000, HFPLL, 1, 0x4C }, L2(14), 1175000 },
{ 1, { 2106000, HFPLL, 1, 0x4E }, L2(14), 1200000 },
{ 1, { 2133000, HFPLL, 1, 0x4F }, L2(14), 1250000 },
{ 1, { 2160000, HFPLL, 1, 0x50 }, L2(14), 1275000 },
{ 1, { 2214000, HFPLL, 1, 0x52 }, L2(14), 1300000 },
{ 1, { 2295000, HFPLL, 1, 0x55 }, L2(14), 1325000 },
#endif
{ 0, { 0 } }
};
Click to expand...
 
Last edited:
One question.
Is it still possible to use Mokee OS or a other "standart" rom on the other partition after i repartioned with M1chas script and switched to F2FS to install Xperians Rom?
 
.bastian said:
One question.
Is it still possible to use Mokee OS or a other "standart" rom on the other partition after i repartioned with M1chas script and switched to F2FS to install Xperians Rom?
Click to expand...

No because /data needs to be formated to F2FS
 
Thanks for your fast answer. I think ill give your ROM a try when im back at home next week. I would really like to undervolt my phone.
 
New kernel for some strange reason has really good battery life.

wjIWbnI7EpSiLiYe
SytJNGAe6svgkUZc
 
  • Like
Reactions: MSephiroth
You must log in or register to reply here.

Similar threads

K
[CM11/12][ROM + KERNEL][Linaro][EXT4][F2FS][UV][Intelliplug][AndMore] Khaon's kitchen 13/01
Replies
396
Views
92K
Xiaomi Mi 2 / Mi 2S
Khaon
K
Namaless
[kernel] Miui Speed Mod
Replies
43
Views
24K
Redmi Note 2
Oelschlegel
O
grondinm
[ROM] AOKP for Mi2
Replies
195
Views
57K
Xiaomi Mi 2 / Mi 2S
lin yu chen
lin yu chen
redmaner
[MI2/MI2S][KERNEL] MiCore 010 for MIUI | Linaro | UV | OC
Replies
549
Views
165K
Xiaomi Mi 2 / Mi 2S
antoniosavio96
antoniosavio96
M1cha
[ROM][JB][4.3][2013-12-29] CyanogenMod 10.2
Replies
1K
Views
316K
Xiaomi Mi 2 / Mi 2S
zxzyzd
zxzyzd
Top Bottom
Back